


500V N-Channel MOSFET


General Description

This Power MOSFET is produced using advanced planar stripe DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction based on half bridge topology.

Features

30A, 500V, RDs(on)typ. = 0.17Ω@VGS = 10 V Advanced planar process Low gate charge minimize switching loss Fast switching 100% avalanche tested Improved dv/dt capability





Symbol	Parameter			JFAM30N50E	Units
Vdss	Drain – Source Volta	ige		500	V
	Drain Current	Continuous ($T_c = 25 \ ^{\circ}C$)		30*	А
lo	Drain Current	Continuous (Tc = 100 °C)		17*	А
Ірм	Drain Current - Pu	lsed (Note 1)		105	А
Vgss	Gate – Source Voltage			±30	V
EAS	Single Pulsed Avalar	iche Energy	(Note 2)	2227	mJ
dv/dt	Peak Diode Recover	y dv/dt	(Note 3)	5.0	V/ns
Po	Power Dissipation (Tc = 25 °C)		300	W
PD	-Derate above 25 °C			2.4	w/°C
Т ,, Тsтg	Operating and Storage Temperature Range			-55 to +150	°C
T∟	Maximum lead temperature for soldering purposes		300	°C	
	1/8" frome case for 5 seconds				

Absolute Maximum Ratings Tc = 25 °C unless otherwise noted

*Drain current limited by maximum junction temperature.



Thermal characteristics

Symbol	Parameter	JFAM30N50E	Units
Rejc	Thermal Resistance, Junction-to-Case	0.42	°C ∕W
Reja	Thermal Resistance, Junction-to-Ambient	50	°C/W

Electrical Characteristics Tc = 25 °C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Charact	eristics		•		•	•
BVDSS	Drain – Source Breakdown Voltage	V _{GS} = 0 V, I _D = 250 uA	500			V
⊿ BVoss/ ⊿ Tյ	Breakdown Voltage Temperature Coefficient	I_{D} = 250 uA, Referenced to 25°C		0.5		v/ ℃
Idss		V _{DS} = 500 V, V _{GS} = 0 V			1	uA
	Zero Gate Voltage Drain Current	V _{DS} = 400 V, Tc = 125 °C			100	uA
GSSF	Gate-Body Leakage Current, Forward	V _{GS} = 30 V, V _{GS} = 0 V			100	nA
GSSR	Gate-Body Leakage Current, Reverse	V _{GS} = -30 V, V _{GS} = 0 V			-100	nA
On Charact	eristics	· · · · · · · · · · · · · · · · · · ·		•	•	
VGS(th)	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250 \text{ uA}$	2.0		4.0	V
RDS(on)	Static Drain-Source on-Resistance	V _{GS} = 10 V, I _D = 15A		0.17	0.21	Ω
g FS	Forward Transconductance	V _{DS} = 25 V, I _D = 15 A (Note4)		32		S
Dynamic Ch	naracteristics					
Ciss	Input Capacitance			4050		рF
Coss	Output Capacitance	 V_{DS} = 25 V, V_{GS} = 0 V, f = 1.0 MHz 		445		pF
Crss	Reverse Transfer Capacitance	1.0 MHZ		80		pF
Switching C	Characteristics					
td(on)	Turn-On Delay Time			32		ns
tr	Turn-On Rise Time	V_{DS} = 250 V, I_D = 30.0 A , R_G =		105		ns
td(off)	Turn-Off Delay Time	10Ω , V _{GS} = 10 V (Note 4,5)		95.5		ns
tr	Turn-Off Fall Time			67.5		ns
Qg	Total Gate Charge	V _{DS} = 400 V, I _D = 30.0 A V _{GS} =		80		nC
Qgs	Gate-Source Charge	10 V (Note 4,5)		22		nC
Q_{gd}	Gate-Drain Charge	10 V (Note 4,5)		23		nC
Drain – Sou	rce Diode Characteristics and Maximum Ra	ntings				
ls	Maximum Continuous Drain-Source Diode Forward Current				30	А
sм	Maximum Pulsed Drain-Source Diode Forward Current				105	А
Vsd	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _s = 30.0 A			1.5	V
trr	Reverse Recovery Time	V _{GS} = 0 V, Is = 30.0 A		530		ns
Qrr	Reverse Recovery Charge	dl _F /dt = 100 A/us (Note 4)		4.5		uC

Notes:

1. Repetitive Rating : Pulsed width limited by maximum junction temperature

2. L = 4.5mH , I_{AS} = 30A, V_DD = 50V,Rg = 25 Ω , Starting T_J = 25 $^\circ\!\mathrm{C}$


3. $I_{SD} \leq 20.0A$, $di/dt \leq 200A/us$, $V_{DD} \leq BV_{DSS}$, Starting $T_J = 25^{\circ}C$

4. Pulsed Test : Pulsed width \leq 300us, Duty cycle \leq 2%

5. Essentially independent of operating temperature



Typical Characteristics





10

1 T_c =25°C 2 T_=150°C 3 Single Pulse

10⁻² 10⁰

JFAM30N50E

125

150


100

75

100

125

150



10²

V DS Drain-Source Voltage [V]

Figure 9-2. Maximum Safe Operating Area

for JFAM30N50E

5

0 L 25

50

75

T_c Case Temperature [°C]

Figure 10. Maximum Drain Current

vs Case Temperature



Typical Characteristics






Figure 11-2. Transient Thermal Response Curve for JFAM30N50E




Test Circuit & Waveform








Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms




Test Circuit & Waveform




Peak Diode Recovery dv/dt Test Circuit & Waveforms



TO-3P PACKAGE OUTLINE





***	单位: mm				
符号	Min	Nor	Max		
*A	4.75	4.80	4.85		
жB	2.95	3.00	3.05		
*C	0.585	0.600	0.615		
*D	5,35	5,45	5,55		
жE	15.55	15.60	15.65		
*F	1,508	1,500	1,492		
G1	7.90	8.00	8.10		
G2	13,50	13,60	13,70		
G3	10.90	11.00	11.10		
b		1,00			
*b1		2,00			
*_	20,00	20.10	20,20		
*H	14.80	14.90	15.00		
*H1	4,90	5,00	5,10		
H2	6.10	6,20	6,30		
НЗ	8.90	9.00	9.10		
H4	3,40	3,50	3,60		
H5	2.90	3.00	3.10		
H6	12.66	12.76	12.86		
ΦP		7,00			
₩ΦΡ <u>1</u>		3,20			
*ФР2		3.50			
ΦΡ3		1,50			
0 1	6°	7 °	8*		
6 2	6*	7 °	8*		
0 3	2*	3*	4*		
*Q	1.33	1.38	1,43		
R		1.00			

注: 1.带*的为检验尺寸。 2.未注公差为0.1mm



Disclaimers

JIAEN Semiconductor Co., Ltd reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to JIAEN's terms and conditions supplied at the time of order acknowledgement.

JIAEN Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent JIAEN deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

JIAEN Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using JIAEN's components. To minimize risk, customers must provide adequate design and operating safeguards.

JIAEN Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its parent rights, nor the rights of others. Reproduction of information in JIAEN's datasheets or data books sis permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. JIAEN Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of JIAEN's products with statements different from or beyond the parameters stated by JIAEN Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated JIAEN's product or service and is unfair and deceptive business practice. JIAEN Semiconductor Co., Ltd is not responsible or liable for any such statements.