


## 500V N-Channel MOSFET

### General Description

This Power MOSFET is produced using advanced planar stripe DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction based on half bridge topology.

### Features

- 11A, 500V, RDS(on)typ. = 0.46Ω@VGS = 10 V
- Low gate charge
- High ruggedness
- Fast switching
- 110% avalanche tested
- Improved dv/dt capability



### Absolute Maximum Ratings $T_c = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	JFPC11N50C		JFFM11N50C	Units
$V_{DSS}$	Drain–Source Voltage	500			V
$I_D$	Drain Current	Continuous ( $T_c = 25^\circ\text{C}$ )	11	11*	A
		Continuous ( $T_c = 110^\circ\text{C}$ )	6.6	6.6*	A
$I_{DM}$	Drain Current - Pulsed	( Note 1 )		44	A
$V_{GSS}$	Gate – Source Voltage	$\pm 30$			V
EAS	Single Pulsed Avalanche Energy	( Note 2 )		500	mJ
$I_{AR}$	Avalanche Current	( Note 1 )		11	A
$dv/dt$	Peak Diode Recovery $dv/dt$	( Note 3 )		4.5	V/ns
$P_D$	Power Dissipation ( $T_c = 25^\circ\text{C}$ ) -Derate above $25^\circ\text{C}$	186	40		W
		1.48	0.32		W/ $^\circ\text{C}$
$T_J, T_{STG}$	Operating and Storage Temperature Range	-55 to +150			$^\circ\text{C}$
$T_L$	Maximum lead temperature for soldering purposes 1/8" from case for 5 seconds	300			$^\circ\text{C}$

\*Drain current limited by maximum junction temperature.

### Thermal characteristics

Symbol	Parameter	JFPC11N50C	JFFM11N50C	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	0.67	3.15	°C/W
$R_{\theta IS}$	Thermal Resistance, Case-to-Sink Typ.	0.5	--	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	62.5	62.5	°C/W

## Electrical Characteristics T<sub>c</sub> = 25 °C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
<b>Off Characteristics</b>						
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	500	--	--	V
$\Delta BV_{DSS}/\Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu\text{A}$ , Referenced to 25°C	--	0.6	--	V/°C
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS} = 500 \text{ V}, V_{GS} = 0 \text{ V}$	--	--	1	uA
		$V_{DS} = 400 \text{ V}, T_c = 125 \text{ °C}$	--	--	11	uA
$I_{GSSF}$	Gate-Body Leakage Current, Forward	$V_{GS} = 30 \text{ V}, V_{DS} = 0 \text{ V}$	--	--	100	nA
$I_{GSSR}$	Gate-Body Leakage Current, Reverse	$V_{GS} = -30 \text{ V}, V_{DS} = 0 \text{ V}$	--	--	-100	nA
<b>On Characteristics</b>						
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	2.0	--	4.0	V
$R_{DS(on)}$	Static Drain-Source on-Resistance	$V_{GS} = 10 \text{ V}, I_D = 5.50 \text{ A}$	--	0.46	0.6	Ω
$g_{FS}$	Forward Transconductance	$V_{DS} = 40 \text{ V}, I_D = 5.5 \text{ A}$ ( Note 4 )	--	8.8	--	S
<b>Dynamic Characteristics</b>						
$C_{iss}$	Input Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz}$	--	1609	--	pF
$C_{oss}$	Output Capacitance		--	136	--	pF
$C_{rss}$	Reverse Transfer Capacitance		--	7.9	--	pF
<b>Switching Characteristics</b>						
$t_{d(on)}$	Turn-On Delay Time	$V_{DS} = 250 \text{ V}, I_D = 11.0 \text{ A}, V_{GS} = 10 \text{ V}, R_G = 25\Omega$ ( Note 4,5 )	--	26	--	ns
$t_r$	Turn-On Rise Time		--	23	--	ns
$t_{d(off)}$	Turn-Off Delay Time		--	49	--	ns
$t_f$	Turn-Off Fall Time		--	27	--	ns
$Q_g$	Total Gate Charge	$V_{DS} = 400 \text{ V}, I_D = 11.0 \text{ A}$ $V_{GS} = 10 \text{ V}$ ( Note 4,5 )	--	32	--	nC
$Q_{gs}$	Gate-Source Charge		--	8	--	nC
$Q_{gd}$	Gate-Drain Charge		--	12	--	nC
<b>Drain – Source Diode Characteristics and Maximum Ratings</b>						
$I_S$	Maximum Continuous Drain-Source Diode Forward Current	--	--	11	--	A
$I_{SM}$	Maximum Pulsed Drain-Source Diode Forward Current	--	--	40	--	A
$V_{SD}$	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 11.0 \text{ A}$	--	--	1.4	V
$t_{rr}$	Reverse Recovery Time	$V_{GS} = 0 \text{ V}, I_S = 11.0 \text{ A}$ $dI_r/dt = 10 \text{ A/us}$ ( Note 4 )	--	498	--	ns
$Q_{rr}$	Reverse Recovery Charge		--	2.94	--	uC

### Notes:







1. Repetitive Rating : Pulsed width limited by maximum junction temperature
2. L = 3mH ,  $I_{AS} = 11\text{A}$ ,  $V_{DD} = 50\text{V}$ ,  $R_G = 25\Omega$ , Starting  $T_J = 25^\circ\text{C}$
3.  $I_{SD} \leq 11.0\text{A}$ ,  $di/dt \leq 110\text{A/us}$ ,  $V_{DD} \leq BV_{DSS}$ , Starting  $T_J = 25^\circ\text{C}$
4. Pulsed Test : Pulsed width  $\leq 300\text{us}$ , Duty cycle  $\leq 2\%$
5. Essentially independent of operating temperature

## Typical Characteristics



佳恩半导体  
JIAENSEMI

JFPC11N50C  
JFFM11N50C





## Typical Characteristics




Figure 7. Breakdown Voltage Variation  
vs Temperature




Figure 8. On-Resistance Variation  
vs Temperature




Figure 9-1. Maximum Safe Operating Area  
for JFPC11N50C




Figure 9-2. Maximum Safe Operating Area  
for JFFM11N50C




Figure 11. Maximum Drain Current  
vs Case Temperature



## Typical Characteristics




Figure 11-1. Transient Thermal Response Curve for JFPC11N50C






Figure 11-2. Transient Thermal Response Curve for JFFM11N50C





佳恩半导体  
JIAENSEMI

JFPC11N50C  
JFFM11N50C



## Test Circuit & Waveform



Gate Charge Test Circuit & Waveform





Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms

## Test Circuit & Waveform



Peak Diode Recovery dv/dt Test Circuit & Waveforms