

### 900V N-Channel MOSFET


#### **General Description**


This Power MOSFET is produced using advanced planar stripe DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency cwitched mode power supplies, active power factor

switched mode power supplies, active power factor correction based on half bridge topology.

#### Features

7A, 900V, RDS(on)typ. = 1. 8Ω@VGS = 10 V Low gate charge (48nC) High ruggedness Fast switching Improved dv/dt capability





## Absolute Maximum Ratings Tc = 25 °C unless otherwise noted

Symbol	Parameter		JFFM7N90C	Units	
VDSS	Drain – Source Voltag	rain – Source Voltage			V
lo	Drain Current	Continuous ( Tc = 25 °C )		7	А
		Continuous ( Tc = 100 °C )		4*	Α
DM	Drain Current - Puls	sed	( Note 1 )	28	А
Vgss	Gate – Source Voltage			±30	V
EAS	Single Pulsed Avalanche Energy (Note 2)		( Note 2 )	311	mJ
lar	Avalanche Current		( Note 1 )	7	А
Ear	Repetitive Avalanche	nche Energy (Note 1)		20	mJ
dv/dt	Peak Diode Recovery	dv/dt	( Note 3 )	5.0	V/ns
PD	Power Dissipation ( $T_c = 25 \ ^{\circ}C$ )			45.5	w
	-Derate above 25 °C			0.364	w/°C
Т,,Тsтg	Operating and Storage Temperature Range			-55 to +150	°C
т.	Maximum lead temperature for soldering purposes			200	
Τι	1/8" frome case for 5 seconds			300	°C

\*Drain current limited by maximum junction temperature.



#### **Thermal characteristics**

Symbol	Parameter	JFFM7N90C	Units
Rejc	Thermal Resistance, Junction-to-Case	2.75	°C/W
Reis	Thermal Resistance, Case-to-Sink Typ.		°C/W
Rθja	Thermal Resistance, Junction-to-Ambient	62.5	°C/W

## **Electrical Characteristics** Tc = 25 °C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Charact	eristics	· · ·				
BV <sub>DSS</sub>	Drain – Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 uA	900			V
⊿ BV <sub>DSS</sub> /	Breakdown Voltage Temperature	$I_D$ = 250 uA, Referenced to		0.65		<b>v/</b> ℃
LT	Coefficient	<b>25</b> ℃				
DSS	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 900 V, V <sub>GS</sub> = 0 V			1	uA
IDSS		$V_{DS}$ = 720 V, Tc = 125 $^{\circ}C$			10	uA
GSSF	Gate-Body Leakage Current, Forward	V <sub>GS</sub> = 30 V, V <sub>GS</sub> = 0 V			100	nA
GSSR	Gate-Body Leakage Current, Reverse	V <sub>GS</sub> = -30 V, V <sub>GS</sub> = 0 V			-100	nA
On Characte	eristics					
VGS(th)	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 uA	2.0		4.0	V
RDS(on)	Static Drain-Source on-Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 3.5A		1.8	1.95	Ω
<b>g</b> FS	Forward Transconductance	V <sub>DS</sub> = 40 V, I <sub>D</sub> = 7 A (Note 4)		11.5		S
Dynamic Ch	aracteristics					
Ciss	Input Capacitance			1420		pF
Coss	Output Capacitance	VDS = 25 V, VGS = 0 V, f = 1.0 MHz		120		pF
Crss	Reverse Transfer Capacitance	1.0 MHz		9		pF
Switching C	haracteristics					
td(on)	Turn-On Delay Time		-	19		ns
tr	Turn-On Rise Time	$V_{DS} = 450 V$ , $I_D = 7.0 A$ , $R_G =$		15		ns
td(off)	Turn-Off Delay Time	$25\Omega$ , V <sub>GS</sub> = 10 V (Note 4,5)		46		ns
tr	Turn-Off Fall Time			22		ns
Qg	Total Gate Charge	VDS = 450 V, ID = 7.0 A VGS =		48		nC
Qgs	Gate-Source Charge	$V_{DS} = 450 \text{ V}, \text{ ID} = 7.0 \text{ A V}_{GS} = 10 \text{ V}$ (Note 4,5 )		12		nC
$\mathbf{Q}_{gd}$	Gate-Drain Charge	10 V (Note 4,5)	-	11		nC
Drain – Sou	rce Diode Characteristics and Maximum Rat	ings				
ls	Maximum Continuous Drain-Source Diode Forward Current				7	А
lsм	Maximum Pulsed Drain-Source Diode Forward Current				28	А
Vsd	Drain-Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, Is = 7.0 A			1.5	V
trr	Reverse Recovery Time	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 7.0 A		390		ns
Qrr	Reverse Recovery Charge	dl <sub>F</sub> /dt = 100 A/us (Note 4 )		4.1		uC

#### Notes:


1. Repetitive Rating : Pulsed width limited by maximum junction temperature

- 2. L = 12mH , IAS = 7A, VDD = 50V,RG = 25 $\Omega$ , Starting TJ = 25 $^{\circ}$ C 3. ISD  $\leq$  7.0A, di/dt  $\leq$  200A/us, VDD  $\leq$  BVDSS, Starting TJ = 25 $^{\circ}$ C 4. Pulsed Test : Pulsed width  $\leq$ 300us, Duty cycle  $\leq$  2%

- 5. Essentially independent of operating temperature




### **Typical Characteristics**






### **Typical Characteristics**






#### **Typical Characteristics**







### Test Circuit & Waveform








Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms




#### **Test Circuit & Waveform**



Peak Diode Recovery dv/dt Test Circuit & Waveforms







## **Disclaimers**

JIAEN Semiconductor Co., Ltd reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to JIAEN's terms and conditions supplied at the time of order acknowledgement.

JIAEN Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent JIAEN deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

JIAEN Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using JIAEN's components. To minimize risk, customers must provide adequate design and operating safeguards.

JIAEN Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its parent rights, nor the rights of others. Reproduction of information in JIAEN's datasheets or data books sis permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. JIAEN Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of JIAEN's products with statements different from or beyond the parameters stated by JIAEN Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated JIAEN's product or service and is unfair and deceptive business practice. JIAEN Semiconductor Co., Ltd is not responsible or liable for any such statements.